

XRT86L38EVAL

EVALUATION SYSTEM

USER MANUAL

EVALUATION KIT PART LIST

This kit contains the following:

- XRT86L38EVAL Application Board
- XRT86L38 GUI Evaluation Software
- XRT86L38 420-ball TBGA
- XRT86L38EVAL User Manual
- XRT86L38 Datasheet

FEATURES

- FPGA Design Which Controls the Framer/LIU and Supports Communication Between the PCI Bridge and the XRT86L38
- PCI Bridge Connector for Easy Connection Through a Standard PC
- CD ROM Containing the GUI Software (Executable File)
- Line Interface Modules Coupled to the Receiver Inputs and Transmitter Outputs
- Power Supply Design Which uses the Supply Voltage From the PCI Bridge
- Accessible I/O Interface for Common Laboratory Equipment

SYSTEM CONFIGURATION-LAB SETUP

The XRT86L38EVAL application board is setup as a common test circuit. Figure 1 shows a simplified block diagram of the default test configuration.




Figure 1 Simplified Block Diagram of the XRT86L38EVAL Application Board

APPLICATION CIRCUITRY

FPGA

The XRT86L38EVAL uses an FPGA designed to control the Framer/LIU and support communication between the PCI bridge and the XRT86L38. The FPGA chosen contains enough I/O pins to support all eight channels with one configuration. By default, the FPGA is configured into an FPGA loopback mode, whereby the output pins from the Framer block are internally looped back to the input pins. This allows standard network equipment connected to the physical interface to monitor data integrity through a complete communication path.




Figure 2 Simplified Block Diagram of the FPGA Interface

Line Interface Module

Internal Impedance

The XRT86L38 has the termination impedance inside the LIU. No termination resistors are necessary for the transmit outputs or the receive inputs. This allows the user to have one bill of materials for all three line impedances. Figure 3 is a simplified block diagram of the interface connection.





Figure 3 Simplified Block Diagram of the Interface Connection

GRAPHICAL USER INTERFACE (GUI)

INSTALLATION PROCEDURE

The CD ROM contains the necessary files in order to fully evaluate the XRT86L38 evaluation board. By clicking on the “xrt86l3x evaluation vXXX.exe” file, the GUI will automatically install all components. If properly installed, the GUI can be launched from “C:\Program Files\Exar\XRT86L3X Evaluation Software”. Once the GUI is launched, the user is given a choice to launch the GUI in either T1 or E1 mode.




Selecting will load the T1 FPGA or the E1 FPGA, respectively. The user is then presented with this menu.




T1 TEST MENU

The Test menu contains the necessary GUI for testing Bit-Oriented Signaling, Message-Oriented Signaling, Robbed Bit Signaling and Alarm & PMON Monitoring. In order to test these features, it is necessary to place the device in a Framer Local Loopback or an External Loopback by shorting Ttip/Tring to Rtip/Rring through the RJ45 connectors. Also, one should deselect the FPGA loopback in "General Configuration" from the "Configuration" menu.



T1 BIT ORIENTED SIGNALING

In order to Test BOS, select the desired channel, select a framing format that supports BOS such as ESF and ensure Controller 1 and Data Link Bits are used. Then click Send.




The screenshot shows a software window titled "T1 BOS Test" with a close button in the top right corner. The interface includes the following elements:

- Channel:** A dropdown menu set to "0".
- Initialize:** A button.
- Framing Format:** A dropdown menu set to "ESF".
- HDLC:** A dropdown menu set to "Controller 1".
- Data Link Method:** A dropdown menu set to "Data Link Bits".
- Transmit Bit Oriented Message:** A section containing:
 - Transmit Options:** A sub-section with a "Repetitions (0 = Indefinitely)" dropdown set to "2".
 - Bit 7 to Bit 0:** Eight individual bit input boxes, all containing "0".
 - Sent Message:** A text box containing "Buf1--00".
 - Send:** A button.
 - Repeated Flags (IDLE):** An unchecked checkbox.
 - ABORT sequence:** An unchecked checkbox.
 - MOS Abort Sequence:** An unchecked checkbox.
- Received Message:** A section containing:
 - Received Message:** A text box containing "Buf0--10".
 - Check:** A button.


T1 MESSAGE ORIENTED SIGNALING

In order to Test MOS, select a framing format that supports MOS, select a Fill Pattern, select a Tslot conditioning (note that D/E Timeslot can be used with practically all framing formats) and select a HDLC Controller (Controller 1 must be used when using Data Link Bits). Then click Start which begins the process of checking for received messages. Click Test to send the message.



T1 SLC96 Test

In Order SLC96, ensure the framing format is SLC96, modify the SLC96 message to your liking. Other settings can be left at default. Then click Send. Click Check to check for received messages.




The screenshot shows a dialog box titled "T1 SLC96 Test" with a close button (X) in the top right corner. The dialog is divided into several sections:


- Channel:** A dropdown menu set to "0" and an "Initialize" button.
- Framing:** A dropdown menu set to "ESF".
- SLC96 Message (Binary entry only):** A group box containing:
 - C - Concentrator (11-bits C11:C1):** A text box containing "00000000000".
 - M - Maintenance (3-bits M3:M1):** A text box containing "000".
 - A - Alarm (2-bits A2:A1):** A text box containing "00".
 - S - Protect Ln Switch (4-bits S4:S1):** A text box containing "0000".
 - Sent Message (6-bytes) [0:5]:** An empty text box with a "Send" button to its right.
- HDLC:** A dropdown menu set to "Controller 1".
- Data Link Method:** A dropdown menu set to "Data Link Bits".
- Received Message:** A group box containing:
 - Rx Message (6-bytes) [0:5]:** An empty text box with a "Check" button to its right.

T1 ROBBED BIT SIGNALING MENU

In order to Test RBS, select the desired channel, and then Subchannel (Time Slot) to be configured. Once the desired time slot is selected, the transmit signaling bits can be programmed. This menu is used in conjunction with the "T1 Specific" page from the "General Configuration Menu".



ALARM & PMON MONITORING



E1 TEST MENU

The Test menu contains the necessary GUI for testing Message-Oriented Signaling, CAS Signaling and Alarm & PMON Monitoring. In order to test these features, it is necessary to place the device in a Framer Local Loopback or an External Loopback by shorting Ttip/Tring to Rtip/Rring through the RJ45 connectors. Also, one should deselect the FPGA loopback in "General Configuration" from the "Configuration" menu.



E1 MESSAGE ORIENTED SIGNALING

In order to Test MOS, select a framing format that supports MOS, select a Fill Pattern, select a Tslot conditioning (note that D/E Timeslot can be used with practically all framing formats) and select a HDLC Controller (Controller 1 must be used when using Data Link Bits). Then click Start which begins the process of checking for received messages. Click Test to send the message.

E1 MOS Test

Channel: 0

Initialize

HDLC Controller: 1

Length: 80

MOS - Header SAPI+CR+EA: 3C

Type: Test Sig ID

MOS - Fill Pattern:

- Byte Incr
- Byte Decr
- Random
- Default
- Fill With: FF

 Update

SA bits and Data Link Select:

- Sa8 Sa7 Sa5 Sa6 Sa4
- National Bits: Data Link Timeslot 16: PCM Data
- National Bits: Data Link Timeslot 16: CAS Signaling Bits A, B, C, D
- National Bt: Force to 1. Timeslot 16: PCM Data
- National Bt: Force to 1. Tslot16: CAS Signaling Bits A, B, C, D
- National Bt: Force to 1. Tslot 16: HDLC Data Link. CCS enabled

Transmit Buffer (This is actual message to be sent)

3C	01	03	32	04	05	06	07	08	09	0a	0b
0c	0d	0e	0f	10	11	12	13	14	15	16	17
18	19	1a	1b	1c	1d	1e	1f	20	21	22	23
24	25	26	27	28	29	2a	2b	2c	2d	2e	2f
30	31	32	33	34	35	36	37	38	39	3a	3b
3c	3d	3e	3f	40	41	42	43	44	45	46	47
48	49	4a	4b	4c	4d	4e	4f				

CAS: CAS Algo 1

CRC Synch: Not Enabled

Tslot Conditioning: D/E Timeslot

Data Link Alarms Monitor:

- MsgType
- TxSOT
- RxSOT
- TxEOT
- RxEOT
- FCS Error
- RxABORT
- RxLDLE
- In Progress


 Start

Received Message


Test FCS Check

E1 SIGNALING TEST

In order to Test Signaling, select the desired channel, and then Subchannel (Time Slot) to be configured. Once the desired time slot is selected, the transmit signaling bits can be programmed. This menu is used in conjunction with the "E1 Specific" page from the "General Configuration Menu".



ALARM & PMON MONITORING



CONFIGURATION MENU

The Configuration menu allows the user to provision the device into common modes for the Framer and LIU sections of the combo chip.



Framer General Configuration [X]

Channel FPGA Loopback Enable T1/E1 Select E1 T1 Refresh

Control | Interrupts | Signalling | E1 Specific

Clock Select

- 8khz sync enable
- clock loss detection enable
- OSCClk Frequency:
- Clock Source:

Line Interface Control

- Force Transmit LOS

Loopback Select

- Transmit B8ZS Disable
- Receive B8ZS Disable

Alarm Generation

- AUXP generation (E1 only)
- LOF alarm enable
- Yellow Alarm:
- AIS generation:
- AIS detection:

PRBS Test

- PRBS QRTS Type
- Data Inversion
- Rx PRBS receive enable
- Tx PRBS generation enable
- Rx DS1 framer bypass
- Tx DS1 framer bypass

Refresh Modify/Apply

LIU Configuration [X]

Channel **0**

Basic Configuration | Pulse Sample, Interrupts, Advanced Global Cfg

Global Configuration

Wire Gauge Selector
22 Gauge

LIU Master Clk Disable

Master T1 Clock Ref
1.544MHz

Master E1 Clock Ref
4.096MHz

Clock Select Input
2.048MHz

Auto TAOS
 Global Int Enable
 Rx Output Mute
 Extended LOS

Channel Specific Settings
T1/E1 Mode, Tx LBO, Cable, Coding

T1 Gain Mode/29dB, 266-399ft/1.8dB, 100ohm/TP

Rx Termination
 External Internal

Tx Termination
 External Internal

Transformer Ratio
 1:2.45 1:2

JA B-W (Hz), FIFO Size
3 Hz, 32 Bits

Encoding/Decoding
 HDB3/B&ZS AMI

Receiver On
 Transmitter On
 Invert QRSS Pattern

Tx Test Pattern
No Pattern

Loopback Select
No Loopback

Network Loop Code Detection
Disable Loop-Code Detect

Jitter Attenuator
JA Disabled

Rx External Resistor
52.5 ohms

Termination Impedance
110 ohms

Refresh Modify/Apply All Channels Modify Insert Bit Error Insert BPV

LIU Alarms


DMD
 FIFOLS
 LCV
 NLCD
 AIS
 RLOS
 QRPD


Cable Loss

In Progress

Start

SW Reset








Figure 4 XRT86L38EVAL PCI Bridge (Schematic Page 1)




Figure 5 XRT86L38EVAL FPGA Control (Schematic Page 2)





Figure 6 XRT86L38EVAL FPGA Channel Control (Schematic Page 3)



XC2S200E FRAMER BLOCK[5:4]
Figure 7 XRT86L38EVAL FPGA Channel Control (Schematic Page 4)





Figure 8 XRT86L38EVAL FPGA Channel Control (Schematic Page 5)



XC2S200E FRAMER BLOCK[1:0]

Figure 9 XRT86L38EVAL FPGA Channel Control (Schematic Page 6)




Figure 10 XRT86L38EVAL Power Supply Design (Schematic Page 7)

Layout Recommendations

RTIP/RRING Traces (Long Haul Applications)

The most critical traces are those routed for the receiver inputs in Long Haul applications, where the input may be attenuated up to -42dB of cable loss. The differential pair of each channel should be isolated from other signals on the PCB to prevent unwanted crosstalk or interference. TTIP and TRING transmit an output at full power (0 dB) and should be routed with at least 10 mil spacing away from the receive signals.

Center Tap Capacitor on the Transformer

For best performance, it is recommended that the center tap of the receive transformer be bypassed to ground with a $0.1\mu\text{F}$ capacitor if a center tap is available. The capacitor will help filter out noise that otherwise could be AC coupled from the line interface through the transformer.

TVDD

Transmit Analog Power Supply ($3.3\text{V} \pm 5\%$)

TVDD can be shared with DVDD. However, it is recommended that TVDD be isolated from the analog power supply RVDD. For best results, use an internal power plane with copper pour separation. If an internal power plane is not available, a ferrite bead can be used. Each power supply pin should be bypassed to ground through an external $0.1\mu\text{F}$ capacitor.

RVDD

Receive Analog Power Supply ($3.3\text{V} \pm 5\%$)

For long haul applications, RVDD should not be shared with other power supplies. It is recommended that RVDD be isolated from the digital power supply DVDD and the analog power supply TVDD. For best results, use an internal power plane with copper pour separation. If an internal power plane is not available, a ferrite bead can be used. Each power supply pin should be bypassed to ground through an external $0.1\mu\text{F}$ capacitor.

Note: In long haul applications where the receive inputs can be severely attenuated, it is critical to have a clean power supply design and clean PCB layout with respect to RVDD. It is highly recommended that RVDD be isolated from DVDD and TVDD.

DVDD

Digital Power Supply ($3.3\text{V} \pm 5\%$)

DVDD should be isolated from the analog power supplies. For best results, use an internal power plane with copper pour separation. If an internal power plane is not available, a ferrite bead can be used. Every two DVDD power supply pins should be bypassed to ground through at least one $0.1\mu\text{F}$ capacitor.

AVDD

Analog Power Supply ($3.3\text{V} \pm 5\%$)

AVDD should be isolated from the digital power supplies. For best results, use an internal power plane with copper pour separation. If an internal power plane is not available, a ferrite bead can be used. Each power supply pin should be bypassed to ground through at least one $0.1\mu\text{F}$ capacitor.

GND

It's recommended that all ground pins of this device be tied together at one common ground point.